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A CMOS Current-Mode Dynamic
Programming Circuit
Terrence Mak, Member, IEEE, Kai-Pui Lam, H. S. Ng, Guy Rachmuth, and Chi-Sang Poon, Fellow, IEEE
Abstract—Dynamic programming (DP) is a fundamental algo-
rithm for complex optimization and decision-making in many en-
gineering and biomedical systems. However, conventional DP com-
putation based on digital implementation of the Bellman–Ford re-
cursive algorithm suffers from the “curse of dimensionality” and
substantial iteration delays which hinder utility in real-time appli-
cations. Previously, an ordinary differential equation system was
proposed that transforms the sequential DP iteration into a contin-
uous-time parallel computational network. Here, the network is re-
alized using a CMOS current-mode analog circuit, which provides
a powerful computational platform for power-efficient, compact,
and high-speed solution of the Bellman formula. Test results for
the fabricated DP optimization chip demonstrate a proof of con-
cept for this solution approach. We also propose an error compen-
sation scheme to minimize the errors attributed to nonideal current
sources and device mismatch.
Index Terms—Bellman’s equation, continuous-time formu-
lation, current-mode circuit design, dynamic programming,
fabrication and testing.
I. INTRODUCTION
D YNAMIC programming (DP) is a powerful mathemat-ical technique for making a sequence of interrelated de-
cisions. The term DP describes the process of solving problems
where one needs to find the best decision one after another [2].
It provides a systematic procedure for determining the optimal
combination of decisions to maximize or minimize an objective
function in recursive form, which is known as the Bellman–Ford
algorithm [2]–[4].
DP circuits are important and have been employed in various
engineering and biomedical applications as fundamental com-
ponents for optimization and decision-making [4]. For example,
a derivative of DP, namely reinforcement learning, is employed
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to model natural reward systems based on the ability of ani-
mals to learn appropriate actions in response to stimuli and as-
sociated rewards [2], [4]–[6]. DP circuits can also be employed
in very large scale integration (VLSI) system design to enable
run-time dynamic optimization. For example, inclusion of a DP
network into network-on-chips (NoCs) has been recently pro-
posed and shown to improve the network bandwidth via on-chip
dynamic routing [7], [8]. DP circuits can also be integrated into
energy harvesting circuits to enable dynamic power scheduling
and utilization [9].
In conventional DP computation, the Bellman’s equation [2]
is evaluated iteratively and sequentially and such time-con-
suming sequential iterations result in substantial computational
delay. The notion of “curse of dimensionality” as coined by
Bellman in [10] refers to the vast computational effort required
for the numerical solution of Bellman’s equation when there
is a large number of state variables that are subjected to the
optimization objective function. Both the computational delay
and hardware resources requirements grow explosively when
the problem size increases. To accelerate the DP computa-
tion, a first-order ordinary differential equation (ODE) system
was proposed by Lam and Tong [1] and can be employed to
transform the sequential DP algorithm into a continuous-time
parallel computational network which enables high-speed
convergence for Bellman’s optimality criterion. Here, a CMOS
current-mode analog circuit is presented to provide a highly
portable and low-power implementation of the proposed net-
work architecture. Detailed analysis on computational speed,
power consumption and network convergence is presented.
Realization of a circuit with a reasonable size is demonstrated
to exemplify the design principles. A procedure to test and
validate the fabricated circuit is discussed. We have also inves-
tigated the error models and the results lead to a compensation
scheme whereby the errors due to nonideal current source and
device mismatch are minimized.
II. A DYNAMIC PROGRAMMING NETWORK
A. Dynamic Programming
The objective of DP is to find a set of actions that maximize
the received reward in the long run based on the given model.
Particularly, it can be formulated as a shortest path problem, in
which the objective of the formulation is to find a set of optimal
actions that lead to the shortest path under a model of an en-
vironment, which can be obtained a priori using probabilistic
model estimation and identification.
The shortest path problem can be described as follows: Given
a directed graph with nodes,
edges, and a cost associated with each edge , which
1549-8328/$26.00 © 2010 IEEE
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is denoted as . The edge cost can be defined subject to dif-
ferent applications. The total cost of a path
is the sum of the costs of its constituent edges:
. The shortest path of from to is then de-
fined as any path with cost that is for all
constituent edges .
The Bellman–Ford algorithm [2]–[4] defines a recursive pro-
cedure in step , to find the new estimate for the expected
shortest path cost from to the destination using the pre-
vious estimates in step , known as dynamic programming.
(1)
In addition, the optimal decisions at each node that leads
to the shortest path can be readily obtained from the argument
of the minimum operator at the Bellman’s equation as follows:
(2)
where is the optimal decision policy for the state .
B. A Continuous-Time DP Network
The original DP computations proposed in [2]–[4] assume a
digital platform for realizing Bellman’s equation, which is ap-
plied iteratively until the optimal criterion is satisfied. By re-
laxing the assumption of a digital realization, the Bellman–Ford
recursive DP can be realized using a continuous-time network
with the aid of ODE formulation. The network has a parallel ar-
chitecture, and can be used to derive DP solution through the
simultaneous propagation of successive inferences. With close
resemblance to the DP formulation on closed semiring, Lam
and Tong introduced the Boolean Relation Inference Network
(BRIN) [1] to solve a set of graph optimization problems with
a continuous-time computational framework. This new class of
inference network is inherently stable in all cases and it has been
shown to be robust and with arbitrarily fast convergence rate.
Therefore, the DP problem can be represented using a network
structure with the adjacency matrix where
if and, otherwise, . A network of com-
putational units can then be constructed to represent the
binary relations between node and and the outputs of the
computational unit, , is defined as follows:
(3)
(4)
The computational units are interconnected resembling to the
graph topology of the shortest path problem. The output of each
unit represents the DP value of the corresponding node, which
is the expected cost to the destination. Suppose that the “min”
operator requires an infinitesimal time, , for evaluation. Also
suppose that each computational unit behaves dynami-
cally as a first-order system, the whole network can be described
by a set of differential equations as follows,
(5)
Fig. 1. Convergence of a DP network with 50 nodes in an array structure and
the time constant,  , is assumed to be 1 ns. Upper panel: Evolution of all DP
values, !  "!#  $ , where $ is the %th node in the DP network. Lower panel:
The rms error of the overall DP values.
where represents the approximated in the continuous
time domain, and is a first-order lag constant which is imple-
mentation-dependent. Notice that when is approxi-
mated by the discrete-time finite difference
and , (5) reduces back to (1). When the ODEs has con-
verged, the DP value denotes the optimal shortest path so-
lution and satisfies the Bellman’s optimality criterion. Equation
(5) provides a natural setting for analog circuit implementation,
without the need of imposing sequential constraints as in the tra-
ditional digital Bellman–Ford algorithm in [4].
C. Convergence of the DP Network
The DP problem can be well represented using a system of
ODEs as in the form of (5). The solution time of such network
depends on the network convergent rate, compared with itera-
tion cycles if implemented in the discrete, digital platform. Con-
vergence of ODEs corresponds to the time required for the DP
network to settle. This network settling time depends on a few
system parameters, notably the network structure and the system
time constant . There are other implementation related param-
eters, such as voltage and current, will also affect the network
convergent rate, and will be discussed in Section IV. The net-
work convergence rate can be investigated empirically using an
ODE solver (the Matlab ODE solver, ode23, was employed in
our experiment). While simulation time for solving the ODEs is
not the actual physical timing of the circuit, it gives a theoretical
estimate of the resolution time, and can be used for comparisons
between different network settings and system parameters.
Fig. 1 shows the convergence of a DP network, which com-
prises 50 nodes in a linear topology. The network can be repre-
sented using 50 ODEs of the form of (5). The upper panel shows
the evolution of the DP values, . Each curve is
the output of a node in the network and the figure shows all the
outputs as a family of curves from the DP network and the lower
panel shows the rms error of these values compared to the op-
timal values. This example demonstrates the effectiveness of a
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Fig. 2. Topological structure of DP networks, namely: (a) array; (b) ring;
(c) mesh; and (d) torus.
Fig. 3. Convergence time of DP networks with different time constants,  and
network structures (each with 100 nodes).
continuous ODE formulation for solving the DP problems. The
network converges exponentially to the optimal solution. It is
also interesting to note that the DP values are not converging at
the same speed. This is because the propagation of DP values is
constrained by the network topology.
Consider a network of 100 nodes with four different struc-
tures: array, ring, mesh, and torus (Fig. 2). In an array, nodes
are arranged in a linear one-dimensional structure. In a ring, the
two end nodes in an array are connected. In a mesh, nodes are
interconnected as a two-dimensional network and each node is
connecting to its four nearest neighbors. In a torus, the mesh net-
work is folded into a three-dimensional structure. As shown in
Fig. 3, the network convergence speed varies considerably with
different network structures and is also affected by the system
parameter . The network convergence time increases as the
time constant, , increases.
Different network topologies facilitate network dynamics and
convergence differently. Fig. 4 compares the convergence time
Fig. 4. Comparisons of computational delay between the sequential (left panel)
and continuous-time parallel (right panel) implementations. Four different struc-
tures: array, ring, mesh and torus, and different network sizes are considered.
The data point and error bar represent the mean and standard deviation of the
convergence time, respectively.
of DP network for four different network structures with net-
work size from 10 to 100 nodes as opposed to the computational
delay of the sequential discrete-time Bellman–Ford algorithm.
The network is considered converged when the rms error is less
than 0.01. Since the network convergence time varies for dif-
ferent spatial location of the destination node in the network,
the mean and standard deviations of the convergence time are
reported based on Monte Carlo simulations with random path
costs.
For all network topologies, the Bellman–Ford curves grow
exponentially upward while the DP network curves level off in
time. For the DP network, the array structure has the longest
convergence time. This can be explained by the fact that the
time required for information to propagate to all nodes in an
array is dependent on the longest node-to-node distance in the
network. The ring network has a faster convergence speed as
the network distance is half of the array network distance. The
convergence is substantially enhanced in a network structure
with more connections, such as mesh or torus. Also, the conver-
gence time grows much more slowly with the network size for
such network structures. Interconnections in the network facil-
itate the interactions between computational units and, hence,
enhance the convergence speed for DP networks. In contrast,
for the Bellman–Ford algorithm the number of edges in the
DP problem graph does not facilitate the computational speed
but requires additional computational efforts. As can be seen
from Fig. 4, structures with more complex edges, such as mesh
and torus structures, cause longer computational delays in the
Bellman–Ford algorithm.
D. Computational Complexity of DP
The conventional DP algorithm is based on a scheme that re-
cursively executes Bellman’s equation for all the nodes in a net-
work. This formulation is suitable and was designed specifically
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for a microprocessor or software-based implementation. The
sequential routine can be mapped to a scheduled programme
and carried out iteratively. However, the sequential and dis-
crete formulation is computationally intensive and, thus, pro-
longs the delay for optimization and learning. For example, the
Bellman–Ford algorithm [3], [11] runs in time where
is the number of nodes, , and is number edges, , in a
network [12]. For a fully connected graph, the number of edge
, hence the computational complexity for the
Bellman–Ford algorithm becomes . This vast complexity
in algorithmic computation results in large computational delay
and is the major cause of the “curse of dimensionality” problem.
The proposed DP network provides a parallel computation
framework for solving the Bellman’s equation. The convergence
time to an optimal solution depends on the network topology,
which determines the delay of information propagates within
the network, and the delay of each computational unit. Each unit
involves additions followed by a minimization where
is the number of adjacent edges. Hence, the solution time
is where is the number of iterations that the (1) has
been evaluated by each unit. In a software-based computation,
equals to the number of nodes in the network, thus ,
which guarantees that all nodes have been updated. However, in
the DP network implementation with parallel execution, will
be determined by the network structure and additions can
be executed in parallel. Each computational unit can simultane-
ously compute the new expected cost for all neighboring nodes.
The delays for addition and minimization are further reduced
with analog realization which takes advantage of the Kirch-
hoff’s laws for sum of currents and the characteristics of basic
current-mirror circuits.
Therefore, the solution time will be the time for the updated
value distributed to every node in the network. Consider a mesh
network of nodes with rows and columns. The longest
path in this network, which is the network diameter, is
, which is the computational complexity for a DP mesh net-
work and the minimum time required for updating the expected
costs at all nodes. In Fig. 4, the computational delay of the DP
problem increases in a much slower rate when comparing to the
Bellman–Ford algorithm. Thus, DP network provides a signifi-
cant improvement on solution time when compared to the algo-
rithmic iterative implementation of DP.
III. CURRENT-MODE DP CIRCUITS
The continuous-time formulation of a DP network provides
an opportunity for analog circuit realization. Analog current-
mode realization presents many outstanding characteristics for
circuit implementation including wide-dynamic range [13] and
ultralow-power dissipation [14]. Computational arithmetic can
be mapped to physical characteristics of circuits utilizing cur-
rent for number representation. The basic computational unit
of the DP network involves minimum and addition arithmetic.
These operations can be realized based on the Kirchhoff’s law
of sum of currents and the properties in current mirror circuit,
as will be detailed in the following.
The Max or the Min operations, also known as the winner-
take-all (WTA) and the loser-take-all (LTA) operations, respec-
tively, are the key functional units in Bellman’s equation to re-
Fig. 5. Schematics for: (a) an analog minimizer circuit and (b) a 4-input DP
computational unit.
alize DP, as well as in the DP network. Many WTA/LTA circuit
implementations have been proposed in the literature [15]–[20].
Various implementations to improve the circuit speed, precision,
and power consumption have been proposed and schemes that
are robust to devicemismatch have been presented. In this paper,
we used an LTA circuit based on Vittoz’s work in [21]. The ad-
vantages of this circuit is its simplicity and low-power consump-
tion. Results of a preliminary study using Vittoz’s LTA circuit
are reported in [22]. Extension of such circuit by employing LTA
circuits in [15] and [16] to improve device mismatch tolerance
and reduce power consumption will be considered in the future
work.
The basic circuit schematic for a two-input DP computa-
tional unit is shown in Fig. 5. This circuit [Fig. 5(a)] realizes
the Bellman’s equation in (1) which utilizes an analog cur-
rent-mode minimizer or an LTA circuit [21]. The minimizer
circuit is further extended to realize addition from the Bellman’s
equation and to output the argument of the minimum, as shown
in Fig. 5(b).
The design of a minimizer combines NMOS and PMOS tran-
sistors to carry out addition and subtraction of replicas of two
currents, and , at current mirrors and . is then
used in a two-transistor arrangement to give and,
hence, blocking any negative input to 0. The output
is obtained by subtracting from . The output
is mirrored and output at output . On the other
hand, the value , which is mirrored at and
output at node , provides very useful signal on determining
which input belongs to the shortest path. This value can be
readily converted into a digital value by using a single stage al-
gorithmic ADC to give the decision variable at output . Other
alternative designs of current-mode minimizers, such as LTA
circuits in [23] and [24], provide higher precision but at the cost
of circuit complexity.
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The two input minimizer can be extended to handle multiple
inputs minimization problems, as a two-stage binary-tree cir-
cuit design for a four-input DP unit (Fig. 5(b)). This design
can be extended to a -input multiple-stage binary-tree mini-
mizer circuit. Note that the current-mode binary tree structures
require many copying operations, whose number is proportional
to . Each current mirror could be a source of mismatch
error that accumulates at the tree output. Also, for large net-
works operating in subthreshold region, there is an additional
gain in the mismatch errors. However, there are various tech-
niques, such as in [15], [17] and [19], to enhance transistor mis-
match tolerance and binary-tree Min/Max resolution, which left
for future work to improve the accuracy and scalability of the
DP network.
The overall decision variable can be obtained based on the
decision output at each subcircuit. For example, the decision
variable for a four-input minimizer can be represented by two
bits, and is the most significant bit. These decision
values can be obtained by simple logic as follows:
(6)
(7)
where and are the decision values of each subcircuit.
The addition operator can be readily realized based on the
Kirchhoff’s current law, which states that the sum of currents
flowing into that node is equal to the sum of currents flowing out
of that node. Therefore, the summation in Bellman’s equation
can be simply realized by joining the input and input at
each computational unit, as shown in Fig. 5(b).
IV. DESIGN EVALUATIONS AND COMPARISONS
The proposed circuit was studied using the SPICE-like
Cadence Virtuoso Spectra circuit simulator based on a 90-nm
technology model. The minimizer circuit is the core com-
putational circuit in the DP network. Propagation delay and
power consumption of this circuit have a large impact on the
overall system. Fig. 6 shows the propagation delay and power
consumption with respect to a wide range of input currents
from micro to nano Amps. The propagation delay of a DP unit
decreases exponentially from 100 ns to 1 ns with the currents.
The power consumption is increasing inverse exponentially
with the currents.
Fig. 7 shows the energy consumption per single DP operation
with different current inputs. It is interesting to observe that for
such a DP unit, there is an optimal energy consumption point
for the current inputs and is in line with the ultralow-power cir-
cuit design reported in the literature [25], [26]. When the input
current is smaller than the optimal operating point, the current
leakage of CMOS transistors begins to dominate the power dis-
sipation, whereas when the input current is larger than this point,
the power dissipation of the operation dominates the energy
consumption.
Fig. 8 shows the log-log plot of power consumption and net-
work convergence time for four different network topologies:
array, ring, mesh, and torus (all have the same number of com-
putational units). A curve in the upper-right of the graph implies
less power-speed efficiency (more power is required to obtain
Fig. 6. Computational delay and power dissipation of a single DP computa-
tional unit with different current inputs. The current inputs correspond to the
“A” and “B” inputs in Fig. 5(a).
Fig. 7. Energy per single DP operation with different current inputs. The cur-
rent inputs correspond to the “A” and “B” inputs in Fig. 5(a).
the same network convergence speed), and vice versa. The re-
sults show that a linear relationship between power and time can
be found for all network structures. The result for a single DP
unit is used as a reference for comparison. The mesh network
shows the most power efficiency because the interconnects in a
mesh structure have a shorter network diameter and, thus, en-
hance the network convergence speed. The ring structure is less
power efficient than the array, due to the extra current mirrors
required for establishing the extra interconnects. The additional
current mirrors consume extra power. The torus structure re-
quires evenmore current mirrors for the connectivity, and, there-
fore, is less power efficient.
In order to compare the computational speed, power con-
sumption and hardware area for our analog implementations, a
digital counterpart of the analog circuit was implemented (see
Fig. 9). The digital implementation provides a parallel and syn-
chronous realization of the DP computation and this implemen-
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Fig. 8. Log-log plot of power consumption and network convergence time for
different network structures.
Fig. 9. Block diagram of digital implementation for a 4-input DP computa-
tional unit.
tation provides an optimistic speed estimate on digital realiza-
tions. Four 8-bit ripple carried adders were used for the addition
circuit and the minimize circuit was implementing by using a
subtractor and a multiplexer. The wordlength of the digital cir-
cuit is 8 bits to ensure a reasonable resolution. Because the dig-
ital circuit was constructed using the same technology model
and implemented using CMOS transistors, a fair comparison for
the speed, power consumption and area can be obtained.
With the utilization of device physics, analog realization pro-
vides a substantial improvement in speed and energy efficiency
for primitive functions. The comparisons of delay and energy
consumption between analog and digital implementations are
shown in Table I. By exploiting the Kirchhoff’s current law,
analog realization of an adder is more than seven times faster
than the digital implementation. More importantly, the analog
adder is substantially energy efficient. It achievesmore than four
order of magnitudes more energy efficient than the digital adder.
Similarly, the analog minimizer realized using current mirror
can achieve more than four times speed-up and more than three
orders of magnitude of energy savingwhen compared to the dig-
ital minimizer.
We compared the area by counting the number of transis-
tors used between the two different circuits. The area compar-
ison result is shown in Fig. 10. We compared the area of the
analog circuit and its digital counterpart for different network
TABLE I
COMPUTATIONAL DELAYS OF PRIMITIVE FUNCTIONS
USING ANALOG AND DIGITAL IMPLEMENTATIONS.
Fig. 10. Comparison between analog and digital implementation for DP net-
works on hardware area and power consumption. The digital implementation
is realized using digital logics, which provides a conservative estimate on
digital area and power consumption. Left: Power consumption comparison.
Right: Transistor count comparison.
size varying from 4 to 36. The analog circuit area is generally
much smaller than its digital counter part. For smaller network,
such as 4-node network, analog area is around half of the digital
design (64 versus 124 for analog and digital respectively). For
a large network such as 16-node network, analog area is only
20.6% of the digital area (453 versus 2192 for analog and dig-
ital, respectively).
Comparing circuit area based on transistor count may not be
accurate because transistors used in an analog circuit are gen-
erally larger than those in a digital circuit. However, this size
advantage is partially compensated for by the reduced routing
found in analog circuits. Therefore, the area results presented
above is probably optimistic in favor of the analog implemen-
tation. More accurate comparisons are presented below for the
circuit layouts.
We also compared the power consumption between the
analog and its digital implementations (Fig. 10). The power
analysis was performed using SPICE, in which the average
power dissipation is computed in conjunction with a transient
analysis. The circuit was injected with a set of random test
vectors and was allowed to run for one section for the transient
analysis. The analog design generally consumes significantly
less power than its digital counterpart. Even for a small mesh
network, 4-node network, the analog circuit consumes 19% of
the power that the equivalent digital circuit consumes (0.95 mW
versus 5 mW for analog and digital circuits respectively). For a
larger network, 16-node network, the analog circuits consumes
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Fig. 11. Energy consumption for the three different implementation ap-
proaches: sequential implementation of the Bellman–Ford algorithm, digital
and analog DP networks.
Fig. 12. Hardware area consumption in terms of transistor count for the
three different implementation approaches: sequential implementation of the
Bellman–Ford algorithm, digital and analog DP networks.
23% of the power that the digital circuit consumes (12.7 mW
versus 54.8 mW for analog and digital circuits respectively).
Estimates of energy consumption and silicon area utilization
for solving large-scale DP problems are presented in Figs. 11
and 12. We estimated the energy consumption and the silicon
area for digital sequential realization of the Bellman–Ford algo-
rithm, digital parallel realization of the DP network, and analog
realization of the continuous-time DP network.
The digital sequential realization results are based on a se-
quential implementation of DP algorithm using VLSI logics,
since VLSI logic implementation is highly optimized in area
and power and thus is a reasonable upper bound for the micro-
processors, in which sequential instructions are carried out. The
digital sequential implementation comprises a single computa-
tional unit as shown in Fig. 9 for realizing Bellman’s equation.
Additional registers and memory access to the storage are re-
quired to access the path costs and update the estimates when
Fig. 13. (a) A DP network for solving an 8-node shortest path problem. (b) An
example of interconnecting three computational units.
the problem is scaled up. Microprocessors with advanced ar-
chitectures, such as multithreaded processors and parallel in-
structions processors, can provide a smaller execution delay and
larger area and their performance can vary between that of the
digital sequential and digital network in Figs. 11 and 12.
In terms of energy utilization, the analog DP network outper-
forms the two other approaches by a large margin. The analog
DP network can handle a much larger problem size, three to four
orders of magnitudes more, than the microprocessor and digital
circuit approaches in the picojoule energy level. For hardware
area utilization, microprocessor consumes the least area because
of the sequential computation. The analog DP network con-
sumes less transistors than microprocessor when the problem
size is small, e.g., less than a few hundreds state variables. For
large-scale problems, the analog approach consumes just mar-
ginally more area than the microprocessor due to the effective
utilization of transistors and interconnects. Digital network con-
sumes two orders of magnitude more area than its analog coun-
terpart due to the substantial area-expensive digital logics.
V. DESIGN FABRICATION AND TESTING
A DP circuit with reasonable size is realized using CMOS
current-mode circuit to exemplify the design principles.
Fig. 13(a) is an eight-node directed graph, for which the
shortest paths from the nodes to the
destination node can be computed using from a DP network
comprising of seven computational units. The circuit for a
four-node subgraph is shown in Fig. 13(b). Node
has two outgoing paths: a direct one to the destination
with cost , and another one with cost to node
. For the remaining sites, a high current value “infin” (e.g.,
the upper limit of the operation range) is inputted to disable the
site.
For simplicity and without loss of generality, we chose to take
a systematic approach in considering two cost variables ( and
) irrespective of the graph size. The idea is to consider a class of
problems using for all the feedforward paths (prewired within
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Fig. 14. Simulation results of the circuit for solving the shortest path problem
in Fig. 13. (upper) Evolution of current outputs, which represent the expected
value, from each computational unit in the network. (lower) RMS error of the
overall current outputs. The error bar shows the standard deviation of the error.
the chip), while providing some feedback loops to investi-
gate the decision changes made by the computational units for
verification.
Fig. 14 shows an example of the SPICE simulation results
for solving the eight-node shortest path problem in Fig. 13. The
evolution of current outputs from each computational units were
shown at the upper panel while the average relative error of the
computation is shown in the lower panel. The circuit converges
rapidly, as the relative error decreases to less than 5% in 100 ns.
A CMOS chip for the DP network was fabricated by MOSIS
using the AMI process. Table II compares the two
technologies in terms of transistor sizes, supply voltage, power
dissipation, and speed. Although the analysis presented in pre-
vious section was carried out based on the 90-nm technology
model, the general trends of power dissipation and delay are
also in line with the technology in our fabricated circuit.
The transistor length is and the width is . Once
circuit operation was verified, optimal layout techniques were
used to reduce circuit sizes. The total chip area of a 8-node DP
network is . A photograph of the completed
design is shown in Fig. 15. What you can distinguish in this
photo is the DP computational units corresponding for the
shortest-path problem described in Fig. 13. For chip testing, a
large number of voltage-controlled current sources were built
in-house using matched resistor pairs for the
differential inputs of an operational amplifier (LM324). In
dealing with the 4-node subgraph problem, a total of 12 current
sources ( , , and 7 “infin”) were used; while the 8-node
graph problem required 28 current sources ( , , and 13
“infin”). Current measurements in the range were made
using a transimpedance configurable analog module (CAM)
of the Anadigm field-programmable analog array (FPAA).
Appropriate calibrations were also performed on both the
current-measurement and the current-source setup using an HP
3245A universal source.
Dynamic tests were performed on individual 4-input DP units
of our fabricated chip using a varying input on one site, while
Fig. 15. Photomicrograph of fabricated DP network circuit.
TABLE II
PHYSICAL PARAMETERS OF THE TWO TECHNOLOGICALMODELS
Fig. 16. Dynamic test of the minimizer circuit in the fabricated DP network.
The “Output” curve shows the minimizer output of the two input curves,
“Input1” and “Input2.”
keeping the other site inputs constant. A typical example is pro-
vided in Fig. 16 for DP unit , showing a case for the varying
the inputs and the measured output: Input 1 is , In-
puts 3 and 4 are dedicated as reference inputs (labeled Input 2)
voltage-controlled at 2.3 V (to give ). The DP-cir-
cuit performs well, giving the minimum output (labeled OUT)
as those Input 1 that are smaller than Input 2. The output is
shown to behave like a first-order lag (including that of the lag of
the current-measurement device) with respect to step changes.
The dynamic tests are useful for selecting the functional DP
units of the fabricated chip for subsequent network connection;
andmore detailed timingmeasurements can be performed to de-
duce the computational delay of the circuits.
Static tests were performed on two graph problems speci-
fied by Fig. 13(a): a smaller 4-node graph with a connected
3 DP-unit array for , and an 8-node graph with a 7
DP-circuit array for . In each static test,
the -inputs and “infin”-inputs were fixed while the -inputs
vary over a range of values. The various measurable DP unit
outputs were then measured at a set of -input values, and were
compared with that obtained from theoretical analysis and pre-
diction. For the 4-node subgraph of Fig. 13(a), the
and outputs are expected to be and
, respectively. A very nice experimental curve is obtained in
Fig. 17, showing that both and are able to make the nec-
essary decision changes at around (which matches well
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Fig. 17. Static test for 4-node problem.
Fig. 18. Static test for 8-node problem.
with the value of two times the current setting at ).
The curve slopes are also useful to convey information, i.e.,
becomes flat after because its minimum path cost is
, and ’s slope switches from 2 to 1 because the minimum
path costs for are (for ) and (for ),
respectively.
Referring to the 8-node graph of Fig. 13(a), the expected out-
puts of and are obtained as and
, respectively. Fig. 18 shows the output curves for nodes
and ; and it is interesting to compare the and
curves of Figs. 17 and 18. Because of an additional feed-
back loop at node , makes the correct decision change near
, and makes the change near . They both have a
minimum path cost close to , but for two different paths, i.e.,
versus . These results are as expected
(within the prescribed error tolerance for analog circuits) from
the problem specification and validate the network performance.
The expected output values of the other nodes can readily be
obtained from further analysis, e.g., for , and
for . The curves for , and show the ex-
pected rise with a slope of 1 for large ; but their initial slopes
for small are less than the predicted values due to measure-
ment errors and transistor mismatch.
Noise and device mismatch are inherent with the analog cir-
cuit and these errors can be attributed to the current source noise
and devicemismatch. Transistor mismatch has been long known
to be a critical problem to analog VLSI precision due to fabrica-
tion variation [27] in device dimension (e.g., length/width ratio),
current level, and transistor separation. To analyze themismatch
error (apparently due to the output current mirrors) of the DP
unit of our fabricated chip, we assume that the output current is
instead of , where is close to 1, which can be achieved
by minimizing the impact of mismatching with a large width of
current mirror, e.g., in our fabricated circuit.
For node , when as increases for a fixed , we
have because eachwill involve
current going through a minimum of two minimizers that may
have different ’s. Hence, is approximately as the
’s are assumed to be close to 1.
From Fig. 18, the ratio is roughly estimated to be
1.3. For node with , will give an
approximately equal to (which is around ).
Errors in the initial slopes can then be attributed to similar rea-
sons, because will involve at least three minimizers and give
.
The most direct but expensive method to deal with transistor
mismatch is to reduce the gradient in fabrication variation as
much as possible to give . Other approaches using online
calibration [28], [29] in learning devices look promising for our
future work.
VI. ERROR MODELS AND COMPENSATION
The experimental data of the chip testing (Fig. 18) provided a
clue on the error models for deriving compensation procedure to
obtain more accurate computation. Based on a theoretical ODE
emulation of the analog chip, two error models were derived
to yield simulation curves matching the experimental data. The
first model takes account of input errors in the current sources
(where 11 of them were needed for the 8-node network). As
only one highly precise HP 3245A was available to maintain
at 1 uA, the current sources for were constructed in-house
using simple circuitry with voltage calibration techniques (i.e.,
all the were not actually measured but were obtained from
calibrated voltage settings). To account further for variability,
the following error model for was assumed:
(8)
where is the actual used in chip testing assuming an offset
with a normal distribution ofmean and standard
deviation . Particularly, we assume a 10% offset in our error
model.
The other error model takes account of transistor mismatch
for the seven minimizers (for nodes C, D, E, G, H, I, J) in the
chip. Through extensive evaluation for different (some with
nonlinear dependence on ), the following choices:
(9)
(10)
(11)
(12)
were found to yield simulation curves closely resembling the
experimental data. A reverse compensation procedure could
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Fig. 19. The current outputs, which correspond to the optimal expected values
of the DP computation in Fig. 13, from the DP circuit in ideal current sources
and no device mismatch.
Fig. 20. RMS errors of the DP values from all computational units against the
device mismatch and current source errors compensation factors,  and  ,
respectively.
readily be obtained to give the ideal curves (with no errors) for
the chip outputs (Fig. 19).
The error margin and sensitivity of our compensation are fur-
ther studied based on rms network output errors. Using a simple
compensation factor, for , and for a minimizer output
(where for perfect compensation, and their
values decrease for less perfect compensation)
Fig. 20 shows that the sensitivity of the rms output errors
due to errors in compensated inputs is much less than that
for compensated transistor mismatch. The sensitivity is also ob-
served to be heterogeneous, indicating variability with respect
to different network outputs.
VII. CONCLUSIONS
The computational delay inherent in dynamic programming
(DP) can be greatly reduced by exploiting the parallelism in
interconnection networks and utilizing the device physics for
high-speed analog computation. The continuous-time DP net-
work transforms the DP problem into a system of ODEs and
provides a parallel platform for accelerating the computational
speed. We have shown that the primitive computational units
in the DP network can be realized by a CMOS current-mode
analog circuit. The resulting analog DP circuit outperforms the
microprocessor realization by four orders of magnitude in large-
scale problems. More importantly, such analog DP network ap-
proach reduces the computationally intensive digital realization
to a rapid converging network with linear computational com-
plexity. Thus, it provides an opportunity to mitigate the large
computational delay when solving large-scale DP problems as
posed in the “curse of dimensionality.” Also, we have shown
that the energy efficiency of the DP network significantly out-
performs the conventional realization platforms, such as mi-
croprocessors and digital circuits. The circuit has been fabri-
cated and tested. Procedures for dynamic and static tests are
also discussed and successfully demonstrated to validate such
DP circuits.
We have also investigated the computational errors attributed
to nonideal current sources and device mismatches, and an error
compensation model is proposed to tackle the noise and pre-
cision issues. Specifically, nonideal current sources and device
mismatches could introduce computational errors in the numer-
ical representation of current-mode circuit. Through thorough
testing and analysis on the fabricated circuit, an error compen-
sation model has been developed. Precision due to mismatch
and input current offset can be handled with voltage calibra-
tions and the error model. Further, the device mismatch issue in
analog circuit design has been well studied [30]–[32] and dif-
ferent layout techniques [33], models [30], [31], and compensa-
tion schemes [34] were reported to improve accuracy and yield,
and to avoid overdesign. Incorporation of the device matching
compensation schemes to improve the computational accuracy
in DP circuit will be our future work.
Finally, it should be noted that the computation of the ex-
pected costs in the value function generally does not require high
accuracy as the important outputs of the circuit are the optimal
decisions. There is typically a large margin, defined herein as
the difference between the expected cost values, when dealing
with the comparison between input costs. This margin provides
a reasonable error tolerance to the dynamic noise in the circuit
and thus the DP network is intrinsically robust. Furthermore, it
has been suggested that the DP problem can be formulated as
a convex optimization problem [35], [36], such that local per-
turbations of the values in the circuit may still lead to a subop-
timal solution. Other interesting implementation challenges to
be studied in the future include improving the analog DP net-
work performance when solving large-scale DP problems, ef-
fective distribution of path costs from the memory to the net-
work, and integration of DP circuit as a modular block into other
system-on-chip or NoC platforms.
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